Home »
MCQs »
VHDL MCQs
Signals are assigned by using which of the following assignment operator in VHDL?
34. Signals are assigned by using which of the following assignment operator?
- :=<
- :=
- <=:
- <=
Answer: D) <=
Explanation:
Signals are assigned by the assignment operator "<=".