Multiple-Choice Questions
Home » MCQs » VHDL MCQs
17. Port name in VHDL is ____.
Answer: B) Case insensitive
Explanation:
The port name is case insensitive.
Comments and Discussions!
Load comments ↻
Recently Published MCQs