Home »
MCQs »
VHDL MCQs
Generics are declared in the ____ declaration part of a VHDL design
27. Generics are declared in the ____ declaration part of a VHDL design.
- Port declaration
- Configuration
- Component
- Entity
Answer: D) Entity
Explanation:
Generics are declared in the entity declaration part of a VHDL design.